-
-
-
[
Others]
!061210[1].pdf.rar
FPGA-based hardware and software asynchronous FIFO to achieve, through the Verilog programming downloaded to the FPGA chip after
-
-
-
[
C/C++]
licheng.rar
Verilog the procedures for scanning into the keyboard, then were sent to 51 micro-processing procedures.
-
[
Others]
magnitude.zip
Verilog HDL : For a vector magnitude (a, b), the magnitude representation is the following : A common approach to implementing thes e arithmetic functions is to use the Coordinate Rotation Digital Computer (CORDIC) algorithm. The CORDIC algorithm ...
-
-
[
Others]
DCTofJPEG.rar
verilog code written using JPEG compression core module DCT's butterfly modules algorithm
-
[
Others]
shzzh.rar
This is the FPGA to achieve the digital clock function with verilog programming language, compiler has merits and demerits. Simulation
-