切换至中文 Over 1 million code package, 10 million code file free download
  • [VHDL] tips_vhdl.rar Includes image acquisition, i2c design and mixed-language simulation, DDR controller, and a number of small programs for learning to use
    Category: VHDL-FPGA-Verilog Upload User:xiboeb2008 Size:7009K
  • [Others] EFL50_0419_1.rar Compal EFL50/EFT51 Schematics Document Intel Dothan/Celeron M/Alviso GM(PM)/DDR-2/ICH6-M
    Category: SCM Upload User:geyuanqing Size:1034K
  • [VHDL] ddr_sdr_V1_1.rar DR SDRAM Controller Core - has been designed for use in XILINX Virtex II FPGAs - works with DDR SDRAM Device MT46V16M16 without changes - may be easily adapted to any other DDR SDRAM device
    Category: VHDL-FPGA-Verilog Upload User:njzh888 Size:37K
  • [VHDL] ddr_contrl.rar DDR controller source code and test bench in VerilogHDL.
    Category: Disk/Storage Upload User:tqx2008 Size:4K
  • [Windows_Unix] bcm5354_wireless.rar This is my finishing foreigners in the bbs in a discussion message, which is mainly on the BCM354 DDR upgrade information in this regard is very little hope to the needy this information to help a friend!
    Category: ARM-PowerPC-ColdFire-MIPS Upload User:zilong Size:11K
  • [VHDL] DDRcontrol.rar DDR controller design for reference, including documentation in Chinese
    Category: SCM Upload User:chaosheng Size:464K
  • [VHDL] DDR2SDRAM.rar Using the MIG tool to generate the DDR Controller Technology
    Category: SCM Upload User:samtec Size:10K
  • [VHDL] xapp702.rar With Virtex4 series FPGA to achieve DDR Controller Technology
    Category: source in ebook Upload User:mayingshi Size:211K
  • [C/C++] S3C6410_wince6.0.rar S3C6410 wince6.0 DDR expanded from 128MB to 256MB
    Category: Project Design Upload User:chineseart Size:1K
  • [VHDL] ddrct_gen_xp_1_002_1.zip ddrct_gen_xp_1_002_1,有关ddr控制的设计程序
    Category: VHDL-FPGA-Verilog Upload User:qzyytl Size:3050K