切换至中文 Over 1 million code package, 10 million code file free download
  • [Matlab] advantage_CSIT.rar advantage of Channel state information at Txer
    Category: 3G develop Upload User:wing_huang Size:1K
  • [Matlab] SFcontrol1.rar state flow program in Matlab simulink.
    Category: matlab Upload User:yuepengyan Size:9K
  • [WORD] ASP.NET2.0clientcallback.rar ... -node information. For server-side, the hair back every time because the process must deal with many view status (View State) information, which will seriously affect the performance of the overall implementation process. In ASP.NET 2.0, the introduction ...
    Category: JavaScript Upload User:porpalone Size:248K
  • [VHDL] state.rar Dozens of examples of state machine, easy to understand, is a good helper fpga study
    Category: Other systems Upload User:szypjh Size:5K
  • [Visual Basic (VB)] Control_so18347512312004.zip With this application you control the soundvolume on a remote computer. You could set and get the volume as well as the state of mute. You could lock the volume so it could not be altered.
    Category: Windows Develop Upload User:shdsc88 Size:115K
  • [Matlab] LMS.rar LMS: Least Mean Square the source code for state space environment.
    Category: matlab Upload User:rain105 Size:3K
  • [VHDL] rc5statemac.rar rc5 encryption- rc5 encryption using vhdl, using state machine, more detailed description can be found in ieee papers.
    Category: Crypt_Decrypt algrithms Upload User:gengwei629 Size:2K
  • [VHDL] rc5decstmac.rar RC5 decryption algorithm implementation, using vhdl, with state machine implementation, use ieee papers for more detailed description.
    Category: Crypt_Decrypt algrithms Upload User:dfcsqc Size:2K
  • [VHDL] rc5keyexp.rar rc5 key expansion algorithm implementation in vhdl, using state machine too. use ieee papers for more detailed description
    Category: Crypt_Decrypt algrithms Upload User:changcg Size:2K
  • [VHDL] gumdisp.rar gum vending machine implementation in vhdl, state machine implementation,
    Category: VHDL-FPGA-Verilog Upload User:lihuada Size:1K