切换至中文 Over 1 million code package, 10 million code file free download
  • [Others] state.rar Miller decoder module of the state transition
    Category: VHDL-FPGA-Verilog Upload User:gajiuzi88 Size:268K
  • [Others] state.rar verilog language miller decoding module state transition, this is the successful simulation of the
    Category: VHDL-FPGA-Verilog Upload User:wzhbjn Size:269K
  • [PDF] Chapter11.rar markov algorithm how to use this algorithm with fint state machine
    Category: VHDL-FPGA-Verilog Upload User:njlgjx Size:353K
  • [PDF] 10.1.1.21.6565.rar Performance of 4- and 8-State TCM Schemes with Asymmetric 8-PSK in Fading Channels
    Category: Communication Document Upload User:beyler Size:188K
  • [VHDL] spiflashcontroller_latest.tar.gz This VHDL module implements a state controller for a serial (SPI) Flash ROM
    Category: VHDL-FPGA-Verilog Upload User:fvg6thj5ui Size:705K
  • [Matlab] SSRLSWAM.rar ssrls_wam is a state space recursive algorithm with adaptive memory helpful for the fast cinvergebce as compared to the standard rls
    Category: Other systems Upload User:lidaming Size:1K
  • [Asm] keysoft.rar key case 0x3e:key=LOCK DagInfo.State=LOCKSTATE DagInfo.EnterBuf="lock " break //LOCK case 0x3d:key=PROG DagInfo.State=PROGRAMSTATE DagInfo.EnterBuf="PROG " break //PROG case 0x3b:key=ACK DagInfo.EnterBuf= "ACK " break //ACK ...
    Category: Windows Develop Upload User:epsdy5 Size:312K
  • [Visual C++ (VC++)] AES.rar ... block cipher. Packet length, key length for the bit 128,192,256. The assumption that an encrypted intermediate results for the state of State. State status is similar to the elements can be used as a matrix of bytes expressed as the number of rows for ...
    Category: Communication Document Upload User:gxd1108 Size:25K
  • [VHDL] S2P_SM.zip This code contain the Serial to Parallel based state machine.
    Category: Communication Upload User:xinhang540 Size:1K
  • [VHDL] P2S_SM.zip This file contains the state machine which has the control signals required for the parallel to serial conversion....
    Category: VHDL-FPGA-Verilog Upload User:xiangjunzh Size:1K