切换至中文 Over 1 million code package, 10 million code file free download
  • [C/C++] NIOSPWMinc.rar NIOS environment PWM USER Logic Case 5
    Category: VHDL-FPGA-Verilog Upload User:mmgdwc Size:1K
  • [C/C++] aduc7000_pwm.zip This project is created using the Keil ARM C A Compiler. The Logic Analyzer built into the si mulator may be used to monitor and display any va riable or peripheral I/O register. It is alread y configured to show the PWM output signal on POR T3.0 and ARM ...
    Category: SCM Upload User:qddwkj Size:8K
  • [C++ Builder] dossier.zip ... program possibilist in C++. We thus work on a logical program possibilist, it be-¨ ¤-statement a logical program resulting from non-classique logic. The goal first of this project is of d ¨ | terminer if a logical program is consisting or not of share ...
    Category: Windows Develop Upload User:sdhywk Size:560K
  • [PDF] fpga_timing.rar ... Schematic Syntax UCF/NCF File Attributes Syntax/Logical Constraints Placement Constraints Relative Location (RLOC) Constraints Timing Constraints Physical Constraints Relationally Placed Macros (RPM) Carry Logic Gate FPGAs in Carry Logic in XC5200 FPGAs
    Category: Other eBooks Upload User:lianquan Size:425K
  • [Visual C++ (VC++)] Logic.rar source images logical operators, including logic and the logic or logical XOR logic operators such as non-
    Category: Graph program Upload User:goerge007 Size:872K
  • [C/C++] jxglTracker.zip ... called jxglTracker. The two main member functions in the class are DrawTrackRect () and Track (). In the DrawTrackRect () function , the logic op is enabled by calling glEnable (GL_COLOR_LOGIC_OP) and the XOR mode is set by calling glLogicOp (GL_XOR). The ...
    Category: OpenGL program Upload User:taesung Size:3K
  • [Visual Basic (VB)] 0PowerLogic-ERC.rar Power Logic function of a simple statement of ERC procedures can check the signal circuit or network errors.
    Category: Embeded-SCM Develop Upload User:sqtlcl Size:106K
  • [Visual C++ (VC++)] Logic_vc.rar a good demonstration of images can Logic synthesis procedures, including logic, or the logic, such as synthetic or different!
    Category: Graph program Upload User:spding Size:75K
  • [Unix_Linux] jtag_gdbserver_20060621.tar.gz The "JTAG-GDB server" is a program for INTE grating the ARM- Embedded ICE logic with the GNU- GDB Debugger.
    Category: Embeded Linux Upload User:tongyu Size:249K
  • [Visual C++ (VC++)] FuzzyLib450.zip ... 2.0 is a comprehensi 've Fuzzy Logic C library for constructing fuzzy logic systems with multi-controller support. It supports ... , Defuzzification methods. The latest version o f the C Fuzzy Logic Class Library contains all th e C source code and comes ...
    Category: AI-NN-PR Upload User:poringou Size:307K