切换至中文 Over 1 million code package, 10 million code file free download
total: 833
code resource search result

keyword: DDS

  • [VHDL] Wave_ROM.rar Ram realize the FPGA-based DDS, have the test paper
    Category: VHDL-FPGA-Verilog Upload User：homerzhang Size：5K
  • [VHDL] vhdl.rar Some of VHDL source code, including dds design, traffic signal design, signal generator designed a number of source code
    Category: VHDL-FPGA-Verilog Upload User：wty8326 Size：70K
  • [C++ Builder] 20070708165108783.rar Knowledge of relevant sections dds useful, I hope to you a little help. Give more support.
    Category: SCM Upload User：cjy7369336 Size：219K
  • [C/C++] DDSxinhaofashengqi.rar Introduced the principle of how to use DDS signal generator is designed and the needs of the next
    Category: Other systems Upload User：ddadiao Size：529K
  • [Others] AD9852.zip DDS chip AD9852 complete the DEMO board schematic diagram (including the principle of photo shows Protel 99 format+ DXP format) to facilitate direct everyone to learn to use the chip without having to numerous duplication of effort, also added a home-made ...
    Category: Embeded-SCM Develop Upload User：annina Size：518K
  • [C/C++] DDSSORUCE.rar DDS theory and modular architecture and waveform generation, to want a deeper understanding of the DDS has a very big help!
    Category: SCM Upload User：sdjklsn Size：1733K
  • [VHDL] BFSK_VHDL_CODING.rar The use of DDS technology, applications altera chips, as well as the core company in Hangzhou, Culture and Sport chamber, the realization of BFSK signal modulation and demodulation
    Category: VHDL-FPGA-Verilog Upload User：jinhy_001 Size：260K
  • [Asm] AD9850SOURCEANDFILE.rar Chinese DDS chip AD9850 Schematic and example of the operation code, generated sine wave, square wave, etc.
    Category: assembly language Upload User：qjbl888 Size：445K
  • [C/C++] Code2.rar SPCE061A Singlechip to as the core, through the DDS design synthesis technology produced a stepper can arbitrarily adjust the value of multi-purpose signal source. The signal source in the range 1KHz ~ 10MHz output sine wave with adjustable stability, and ...
    Category: SCM Upload User：xmsxhy118 Size：111K
  • [VHDL] DDSverilogsource.rar DDS of the Verilog source code, please support the U.S. more than
    Category: VHDL-FPGA-Verilog Upload User：xksd88 Size：3K