切换至中文 Over 1 million code package, 10 million code file free download
  • [VHDL] 16.rar dds applications arising primarily from the sinusoidal waveform, can be slightly modified
    Category: SCM Upload User:leocai Size:5K
  • [VHDL] 200741691252.rar dds source code, vhdl procedure, function signal generator.
    Category: Embeded-SCM Develop Upload User:zshongtai8 Size:5K
  • [Visual Basic (VB)] 58.rar DDS chip can be used to achieve single-chip control of the output signal frequency/phase adjustment, and has FM, point frequency sweep mode, etc., and can be liquid crystal display
    Category: SCM Upload User:wndi_hl Size:155K
  • [Visual C++ (VC++)] 54.rar DDS chip can be used to achieve single-chip control of the output signal frequency/phase adjustment, and has FM, point frequency sweep mode, etc., and can be liquid crystal display
    Category: Java eBooks Upload User:zhangwei88 Size:129K
  • [Unix_Linux] 23.rar DDS chip can be used to achieve single-chip control of the output signal frequency/phase adjustment, and has FM, point frequency sweep mode, etc., and can be liquid crystal display
    Category: File Formats Upload User:huahong029 Size:43K
  • [Visual C++ (VC++)] trt.rar DDS chip can be used to achieve single-chip control of the output signal frequency/phase adjustment, and has FM, point frequency sweep mode, etc., and can be liquid crystal display
    Category: E-Books Upload User:lw7917884 Size:4K
  • [C/C++] ad9954.rar Based on single-chip DDS AD9954 driver. . . I hope all of you a useful
    Category: SCM Upload User:lishan0805 Size:35K
  • [Asm] Mini_DDS.rar ... a sinewave from 0.005 to 12 MHz in 0.005 Hz steps.That s pretty good, and definitely good enough for me! But while waiting for the AD9832 chip to arrive, I came up with a very simple version of the DDS synth, using just the 2313 and a resistor network.
    Category: SCM Upload User:billy83612 Size:185K
  • [VHDL] sgs32.rar ... , is able to add 4-way, phase adjustable, adjustable frequency, adjustable duty cycle. See readme.doc. Here only provide a source module that contains the top-level sub-modules sgs32.v settings dds.v and pll module altp.v and waveform-driven document
    Category: SCM Upload User:zhangwj668 Size:59K
  • [VHDL] DDS_VHDL.rar FPGA-based direct digital synthesizer (DDS) design (source code)
    Category: VHDL-FPGA-Verilog Upload User:dadule888 Size:231K