切换至中文 Over 1 million code package, 10 million code file free download
  • [VHDL] HKP3307.v.rar motorala models of literacy and decoding CPLD
    Category: Embeded-SCM Develop Upload User:zedoo2006 Size:7K
  • [Others] cpld_circuit.rar based CPLD binary code into two decimal (BCD) code circuit [1]. Pdf
    Category: Embeded-SCM Develop Upload User:wufulm Size:152K
  • [VHDL] VGA_Prac.rar Using the CPLD on the screen image, 3bit 8 in color on the screen can have red rectangle Lu Lan 3
    Category: VHDL-FPGA-Verilog Upload User:shfuzhou Size:257K
  • [C/C++] EX22_CPLD_QQ2812_20090430.rar TMS320F2812 with CPLD extended IO programs that I bought a program on the circuit board QQ2812, after I debug, fully available.
    Category: DSP program Upload User:xf85067279 Size:108K
  • [PDF] cpld11245.rar ... language, such as the design of a high-speed precision frequency measurement module, and use of EDA Development platform QUARTUS11 3 .0 on CPLD chip to write, and achieved a count of the main logic function, such as the use of C language is also designed ...
    Category: Other systems Upload User:dabanghc Size:313K
  • [PDF] 51andcpld.rar This paper describes a combined use of SCM and CPLD stepper motor control program. First of all, to clarify the working ... software design framework for a detailed discussion of the MCU and CPLD logic interface issues and data exchange agreements, as well as ...
    Category: SCM Upload User:ldg108 Size:171K
  • [PDF] cpld_51_IO.rar ] This article describes how to use the CPLD (complex programmable logic device) and the single-chip combination to achieve parallel I/O (input/output) interface expansion. The design and use 8255 to do parallel I/O interface as compared with the single- ...
    Category: Other systems Upload User:jtgolf Size:191K
  • [VHDL] FPGACPLDdigitalcircuitdesignexperiencetoshare.rar FPGA/CPLD digital circuit design experience to share
    Category: VHDL-FPGA-Verilog Upload User:gzhumei Size:818K
  • [VHDL] ILX509_7064.rar This document is a CPLD (EPM7064) driver line array CCD (ILX509), including schematics and procedures
    Category: VHDL-FPGA-Verilog Upload User:gejuan1988 Size:240K
  • [VHDL] beep.rar CPLD driver speakers with music player, the program is written in VERILOG,
    Category: VHDL-FPGA-Verilog Upload User:yaole321 Size:256K