切换至中文 Over 1 million code package, 10 million code file free download
total: 2074
code resource search result

keyword: uart

  • [Others] UARTTest.rar The Blackfin UART routines
    Category: DSP program Upload User：wuhuyay Size：5K
  • [Others] UART_NS16450_BY_Lattice.rar UART reference design, function compatible NS16450, Lattice provides
    Category: SCM Upload User：jinye56 Size：149K
  • [Others] verilog_shili.rar ... (clocked bidirectional pin) a simple state machine synchronous state machine with a state machine design data interface controller traffic lights a simple UART test vectors (Test Bench), for example: source corresponding adder adder test bench test bench)
    Category: VHDL-FPGA-Verilog Upload User：szzwj1 Size：11K
  • [C/C++] dsp5509_uart.rar 5509 on the UART s procedures, very good, you can refer to the.
    Category: DSP program Upload User：wlm19860 Size：3K
  • [C/C++] UCOS2 application.rar UcosII operating system on practical examples, including I2c, PPP, UART, SPI, GPIO and other applications. Embedded operating system to learn a good helper.
    Category: Embeded-SCM Develop Upload User：tnkj888 Size：1576K
  • [Others] uart_verilog.rar this is a sample about UART transmission, it s default installation is D: RedLogicRCII_samples, and the software environment is quatrusII 5.0, it is usefull for studying UART.
    Category: VHDL-FPGA-Verilog Upload User：sylen82 Size：1800K
  • [C/C++] master.rar Based on the AVR platform C language development, Atmanavr environment to achieve the compiler, the source including the use of the UART port mega16 achieve the 485-chip communication.
    Category: SCM Upload User：tangjuane Size：4K
  • [C/C++] at91sam7s64.rar AT91SAM7S64 two uart, the ads a debug source, atmel based on ARM7 core microcontroller.
    Category: SCM Upload User：lywen01 Size：70K
  • [Others] FPGAUART.rar Design with VHDL UART article, use QuartusII platform
    Category: Embeded-SCM Develop Upload User：ygs680 Size：133K
  • [Windows_Unix] uart_for_MCU.rar Using VHDL for the MCU can be used to prepare the UART-Universal Asynchronous Receiver Transmitter procedures
    Category: VHDL-FPGA-Verilog Upload User：yu5535 Size：1K