切换至中文 Over 1 million code package, 10 million code file free download
  • [Java/JSP] StreamTokenizer.rar StreamTokenizer procedures for the kind of example, the importation of the paper test.txt for token, statistics on the number of single figures and the number of symbols
    Category: Java Develop Upload User:dinglihq Size:2K
  • [Others] upload_060918.rar ... the second, with three works 2.TMS320C6000 McBSP_ AC 97 Codec Interfa ce.zip serial debugging when used in the cod 3.TMS320C6000 Memory Test Debugging Memory e.zip when to use the debugging c6203 4.5 is the use of HPI I am used Administrators : Hello! If ...
    Category: DSP program Upload User:xofirst Size:1376K
  • [Visual C++ (VC++)] examples.rar examples for qq2440 test
    Category: ICQ-IM-Chat Upload User:shijixz902 Size:9K
  • [ASP/ASPX(.net)] FYershou.zip ... technology products _ Feng Yun Demo URL: http://www.ec666.com/total/ershou/index.asp Download Address: http://www.ec666.com/test/FYershou.zip powerful, elegant interface provided free of charge to the general user to use the official web site: www.ec666. ...
    Category: WEB(ASP,PHP,...) Upload User:zbtlml Size:1720K
  • [Visual C++ (VC++)] VCFloyd.rar a map algorithm, and all nodes in Ituri between the shortest path, and then output to a file, includes input and output documents, please use the test work area
    Category: Windows Develop Upload User:huaqi729 Size:60K
  • [Visual C++ (VC++)] sha1-c.zip Test application for SHA
    Category: Windows Develop Upload User:tjjf126 Size:7K
  • [PDF] 3540744452.rar ... optimization problems, there are many choices to be made. These include search paradigms, search mechanisms, search parameters, test sets, etc. Often these choices are treated as independent of each other, even though most researchers acknowledge some ...
    Category: Other systems Upload User:mdy1668 Size:3987K
  • [VHDL] EX.rar ... 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift ...
    Category: VHDL-FPGA-Verilog Upload User:cnzheguang Size:5K
  • [VHDL] 1_LAB.rar ... 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift ...
    Category: VHDL-FPGA-Verilog Upload User:szcomorg Size:5976K
  • [Matlab] chaos.rar Chaos (logistic function) test
    Category: Other systems Upload User:sunhosz Size:42K