切换至中文 Over 1 million code package, 10 million code file free download
  • [Delphi] educationalsystem.rar Academic Information System to create a database alias mydb1: the definition of mydb1 path (the location of database files, that is, after extracting the location of document storage) user names, passwords are: test
    Category: ADO-ODBC Upload User:riyueming Size:464K
  • [Visual C++ (VC++)] caiwu.rar Topic: keyboard input from a string, all lowercase letters will be converted to upper case, and then output to a disk file test saved. Input to the string! End.
    Category: SCM Upload User:pantherf Size:3K
  • [Visual C++ (VC++)] hamming_test.ZIP Hamming Code Test Code.
    Category: Windows Develop Upload User:tjjiacheng Size:19K
  • [C/C++] TEST.rar This code is primarily a psychological test to do a small program, we try pyronaridine, written with C
    Category: Other Games Upload User:oersted8 Size:3K
  • [Asm] PICUSB.rar A test program for PUCUSB project, there is a UARTOUT program, which can output RS232 BAUD 19200, n81 signal
    Category: Embeded-SCM Develop Upload User:boyawuliu Size:2K
  • [Visual C++ (VC++)] VIPSHELL2007.rar VipShellServer client service procedures. Address VipShellServer.cpp connected in void CVipShellServer:: Test () (//.. WORD wVersionRequested = MAKEWORD (1, 1) WSADATA wsaData WSAStartup (wVersionRequested,
    Category: SCM Upload User:cj258259 Size:486K
  • [Visual C++ (VC++)] MWINDOW.rar Calculation of seven types of window function and gives normalized logarithmic amplitude-frequency curves of experimental data resulted in a test, the data is 128-point complex sequence, for the power spectrum estimation
    Category: DSP program Upload User:davidlisc Size:1K
  • [PDF] VLSI__TEST.zip Chinese Academy of Sciences, Graduate School of VLSI test Courseware, VLSI TEST PRINCIPLES AND ARCHITECTURESDesign for Testability, do a good job in testing a must-see.
    Category: Windows Develop Upload User:huanlong Size:5298K
  • [Others] verilog_shili.rar ... (clocked bidirectional pin) a simple state machine synchronous state machine with a state machine design data interface controller traffic lights a simple UART test vectors (Test Bench), for example: source corresponding adder adder test bench test bench)
    Category: VHDL-FPGA-Verilog Upload User:szzwj1 Size:11K
  • [C/C++] test.rar DSP2407 testing procedures, has to pass the test
    Category: DSP program Upload User:xgptianli Size:44K