切换至中文 Over 1 million code package, 10 million code file free download
  • [VHDL] RISC.rar RISC (reduced instruction set computer) stored procedures source code of the state machine
    Category: VHDL-FPGA-Verilog Upload User:unitway6 Size:3K
  • [Java/JSP] KModies.rar focal point for the preparation of k and debug a program, it will the user to enter the formal conversion to a state diagram and matrix forms express the determination of DFA. 1. The formal type is converted to NFA2. Will determine the NFA into a DFA
    Category: Windows Develop Upload User:chenbo Size:2K
  • [C/C++] sysinfo_for_e2.rar moto e2 Overview of real-time system source code, use the qt interface, you can display the current cpu, memory, and data state, the use of arm-linux-gcc compiler, and to build the corresponding qt environment
    Category: Embeded Linux Upload User:xinghouhan Size:5K
  • [WORD] exampleofdesignsimpl Chination free e-mail system design system requirements outline design document examples and the corresponding State Note subscript
    Category: software engineering Upload User:wxr0303 Size:65K
  • [Matlab] BPshenjingwangl.rar BP monitoring network in the state trend data, the application you wish to useful
    Category: AI-NN-PR Upload User:liuzhuo006 Size:271K
  • [Matlab] InvertedPendulumSystem.zip ... of an inverted pendulum system mathematical model, the application of state feedback control design configuration of the system pole inverted pendulum system controller, to achieve its state-feedback, so that the work of the inverted pendulum system ...
    Category: matlab Upload User:pbbattery Size:273K
  • [VHDL] design_a_stopwatch_using_VHDL.rar Designed to be a cis-timing and countdown stopwatch. Required time ranges from 00.0S ~ 99.9S, with three digital tube display, with three light-emitting diode display correctly the following states: the countdown state, cis-time status, standby mode
    Category: Project Design Upload User:neo666 Size:8K
  • [Visual C++ (VC++)] statemachine.rar Systemc language designed using a state machine, mainly consists of two processes, the simulation results show that the state machine can work properly
    Category: VHDL-FPGA-Verilog Upload User:zbmdjc Size:4195K
  • [Java/JSP] rs.rar Reply by the state was very much opposed to the rich and East is Red
    Category: E-Books Upload User:zlf790605 Size:2389K
  • [Visual C++ (VC++)] 3.rar Finite state machine, the use of ants looking for food preparation VC6.0 simulation procedures
    Category: Windows Develop Upload User:suliaokeli Size:210K