切换至中文 Over 1 million code package, 10 million code file free download
  • [Java/JSP] lishanshuxue.rar 1. The calculator can be used in discrete mathematics mathematical logic and is purely tools, and they spread by java language, ... The calculator can or count the value of the expression logic, truth table corresponding to the main disjunctive, with the main ...
    Category: Java Develop Upload User:bigglobe Size:6952K
  • [Visual C++ (VC++)] 2006829121816.rar simple logic analyzer with the design of the source code for electronic 05 2 Prize Competition works
    Category: SCM Upload User:jhwei7804 Size:78K
  • [C/C++] CNeuralNetworksFuzzyLogicVallurubRao.rar C Neural Networks
    Category: AI-NN-PR Upload User:szaolite Size:824K
  • [Others] 9.1_ONE_PULSE.rar ... programmable pulse generator 9.1.1 system functions described by the temporal flow chart 9.1.2 9.1.3 System Design Description logic diagram 9.1.5 9.1.4 Delay Module detailed description and simulation of 9.1. 6 functional modules Verilog-HDL description ...
    Category: VHDL-FPGA-Verilog Upload User:salesceo Size:4K
  • [Others] 9.2_LCD_PULSE.rar ... Circuit of 9.2 LCD display module with the series Single-Pulse Generator 9.2.1 LCD display module Principle 9.2.2 shows the logic design Thinking and Process 9.2.3 LCD display module hardware 9.2.4 programmable single pulse data BCD of the task 9.2.5 9.2 ...
    Category: VHDL-FPGA-Verilog Upload User:xjhday Size:5K
  • [Others] 9.7_DIRIVER_control.rar ... Circuit of 9.7 Stepper Motor Control 9.7 .1 stepper motor-driven logic symbols 9.7.2 stepper motor driven map the chronology-- Step 9.7.3 Machine-driven logic diagram 9.7.4 Counting Module Design and Implementation 9.7.5 ...
    Category: VHDL-FPGA-Verilog Upload User:caixing128 Size:2K
  • [WORD] baseonVerilog.rar basic arithmetic logic and their Verilog HDL model
    Category: VHDL-FPGA-Verilog Upload User:sxxxby Size:69K
  • [PDF] PLDsheji.rar contain : multi-clock system design, how to deal with the establishment and maintenance of the time, how to handle the internal three-state circuit, Elimination of the combinational logic Burr, the fpga configuration with SCM
    Category: SCM Upload User:gaozh79 Size:1125K
  • [WORD] aaaaaaa.rar VHDL design of simplified circuit explore, from the description, design rules Logic function of VHDL design easily lead circuit complexity of the reasons, and the corresponding solutions.
    Category: VHDL-FPGA-Verilog Upload User:szltbj Size:26K
  • [Others] 7400_tigeress.rar 7400 series logic unit with the CRT function, in order to save space, text format is txt, do not like what can be found, but I find for a long time
    Category: Windows Develop Upload User:oyioyioyio Size:4K