切换至中文 Over 1 million code package, 10 million code file free download
  • [Others] quine-mcKluskey.rar Quine McKluskey algorithm is used to solve the digital circuit in the logic function, which in the circuit layout is particularly important.
    Category: SCM Upload User:pjdanhai Size:60K
  • [Others] fip.rar Access through the PC104 memory address, memory address the need for choice, need to do address CPLD logic transformation. This is the completion of this function. Simple.
    Category: VHDL-FPGA-Verilog Upload User:zhang13454 Size:662K
  • [Visual C++ (VC++)] sy3.rar Understanding of the logic tree structure characteristics 2 binary tree master logical structure of properties and a variety of storage methods 3 2 interpolation tree master basic operations, especially the three traversal algorithm, as well as clues ...
    Category: Data structs Upload User:topboomcn Size:37K
  • [Others] Verilog-PPT.rar Verilog HDL language tutorial PPT. Including profiles, the logic of concepts, syntax and examples.
    Category: VHDL-FPGA-Verilog Upload User:ramboluo Size:524K
  • [Java/JSP] groovy-1.0-src.zip Groovy dynamic language running on JVM dynamic languages can facilitate the handling of business logic changes in big business
    Category: Java Develop Upload User:wshero163 Size:1660K
  • [PDF] ppp.rar Programmable Logic Controller (PLC) theory and applications, is books, not the code. To learn if so, can be downloaded.
    Category: Embeded-SCM Develop Upload User:jxncbt Size:5270K
  • [Visual C++ (VC++)] XQS.rar Vc7 written chess games, is pretty good, although there are a la carte computer, but the logic does not错啦
    Category: Chess Poker games Upload User:lx1583 Size:101K
  • [C/C++] MSP430_3V_5V_design.rar Detailed information on MSP430 MCU 3V-5V logic conversion interface design, including the interface-level compatibility analysis, circuit design techniques. Of course, also be applied to other single-chip platform.
    Category: SCM Upload User:gt3658 Size:42K
  • [MultiPlatform] Verilogpractice.rar From algorithm design to hard-wired logic to achieve- experimental practice and Verilog syntax manual transmission with the previous VerilogHDL Guide with the use of, Pdg format, please Open Chaoxing browser.
    Category: VHDL-FPGA-Verilog Upload User:jiantai Size:1624K
  • [Windows_Unix] suanshuluojidanyuan.rar ... curriculum design of this task is the realization of an arithmetic logic operation unit, so that it can not be brought into complete bit-bit arithmetic, logic 8 binary arithmetic. Expansion of capacity by a strong, clear and simple structure ...
    Category: Windows Develop Upload User:guoyx10565 Size:777K