切换至中文 Over 1 million code package, 10 million code file free download
  • [Others] FPGAnumericDESIGN.rar FPGA digital processing
    Category: VHDL-FPGA-Verilog Upload User:alan750920 Size:1531K
  • [Matlab] VHDLDelay.rar Development environment is the FPGA development tools, is described in VHDL delay procedures, the article also have procedures
    Category: VHDL-FPGA-Verilog Upload User:mayisishi Size:126K
  • [Matlab] geleicounter.rar Development environment is the FPGA development tools, Gray code counter VHDL procedures
    Category: VHDL-FPGA-Verilog Upload User:hsg1315 Size:1K
  • [Others] sbq.rar 07 National Undergraduate Electronic Design Contest winning entries C title FPGA core of the source (EP1C6Q)
    Category: VHDL-FPGA-Verilog Upload User:lxy821110 Size:2K
  • [Others] uartsourcecode.rar the FPGA UART modules, based on VHDL, verilog language
    Category: VHDL-FPGA-Verilog Upload User:yshygd8287 Size:287K
  • [Others] abc.rar : In the FPGA to achieve the high-frequency narrow-band digital signal of the down-conversion and sampling rate conversion, due to completely avoid the need for a large number of logic resources and digital multiplier oscillator, greatly simplifying its ...
    Category: VHDL-FPGA-Verilog Upload User:shljtg Size:273K
  • [Others] 234.rar ... and principle. Finally, with the adoption of Simulink for digital down-conversion performance of the simulation. In the simulation based on the use of Insight s FPGA development system is measured using the test circuit of the digital down-conversion of
    Category: VHDL-FPGA-Verilog Upload User:popnow Size:326K
  • [Others] up_261128143F5F01A9.rar ... algorithms. The algorithm can be adapted to low signal to noise ratio, broadband rates offset the scope of bad communications environment and unexpected modes of communication, and the algorithm complexity low. The algorithm has been realized in the FPGA.
    Category: VHDL-FPGA-Verilog Upload User:hushaoe121 Size:62K
  • [Visual C++ (VC++)] rd1010_source_code.zip SDRAM controller using FPGA so
    Category: VHDL-FPGA-Verilog Upload User:lishan0805 Size:349K
  • [Others] vietro-pro.rar Carefully collected vietro pro Xilinx s FPGA-Series datasheet and usreguide, these two technical documentation is that we use the series FPGA chip main reference manual!
    Category: VHDL-FPGA-Verilog Upload User:kingwang Size:4087K