切换至中文 Over 1 million code package, 10 million code file free download
  • [Visual C++ (VC++)] audiowaveform.Rar audio waveform analysis, waveform with fft transform function. Using windows api programming. The study is a good example of
    Category: Wavelet Upload User:sunnaiyue Size:39K
  • [C/C++] C6000fft.rar This is a company with TI's DSP chips and the C language FFT procedure, which works very useful!
    Category: DSP program Upload User:export Size:427K
  • [Visual C++ (VC++)] FreTrans.rar transform image frequency domain containing transform Extra fft walsh
    Category: Graph program Upload User:gz_nwdz Size:8K
  • [Visual C++ (VC++)] fft_xs.rar FFT fast Fourier algorithm
    Category: Document Upload User:wangwen729 Size:40K
  • [Matlab] chap08.rar ... figure characteristics of random variables periodogram function ex6_34 used to calculate the power spectrum ex6_35 direct method using FFT signal above the noise of the power spectrum ex6_36 recalculated using the indirect method on the example of ...
    Category: assembly language Upload User:aahhww Size:7K
  • [Matlab] chap09.rar ... quadrature demodulation radar pulse compression ex9_11 treatment ex9_12 BPSK signal pulse pressure treatment ex9_13 Ways to use FFT and FIR implementation deal with MTD ex9_14 CFAR radar deal (CFAR) Comparison ex9_15 coherent and noncoherent
    Category: assembly language Upload User:wfxxbq Size:18K
  • [Others] fenji.rar Debug my FFT grading procedures, 2048-point floating-point data. Written by matlab.
    Category: matlab Upload User:cd16288 Size:1K
  • [Others] FFTonthepowersystemharmonicdetectionresearchquesti FFT on the power system harmonic detection research questions exist
    Category: ARM-PowerPC-ColdFire-MIPS Upload User:robertchun Size:27K
  • [Java/JSP] fft.rar FFT
    Category: Java Develop Upload User:sdjgbc Size:4K
  • [VHDL] fft_statemachine.rar FFT procedure, this procedure should not consume a lot of logic resources, but the data in the first seven clock can be output along the FFT transformed data, the requirements of time-delay system can be considered lower
    Category: VHDL-FPGA-Verilog Upload User:jzjyhj Size:7K