切换至中文 Over 1 million code package, 10 million code file free download
  • [JavaScript(JS)] eee.rar International Trade Center a total of 40 storeys, with 10 passenger elevators (with E0-E9 logo). Asked to use object-oriented methods and physiognomy OOP language, the realization of the high-rise building elevator simulation program activities.
    Category: Jsp/Servlet Upload User:cdsgnk Size:128K
  • [Java/JSP] ddd.rar International Trade Center a total of 40 storeys, with 10 passenger elevators (with E0-E9 logo). Asked to use object-oriented methods and physiognomy OOP language, the realization of the high-rise building elevator simulation program activities.
    Category: Applet Upload User:jinandeyu Size:380K
  • [Java/JSP] dianti.rar Elevator simulation, which several header files,
    Category: Applet Upload User:lzmd1982 Size:3081K
  • [VHDL] dianti.rar The realization of the program s function is: Based on the VHDL language elevator controller
    Category: VHDL-FPGA-Verilog Upload User:metasia Size:2K
  • [VHDL] dianti.rar A VHDL language description of six-storey elevator operation, has alarm signal. Passed the test
    Category: VHDL-FPGA-Verilog Upload User:cnjubao Size:2K
  • [Others] diantikongzhiqi.rar The design is my curriculum design, VHDL-based elevator controller design, can achieve 12-storey elevator control, up and down switch, closing delay, early closing, the status display, through to watch the results of waveform simulation
    Category: VHDL-FPGA-Verilog Upload User:diangong8 Size:68K
  • [Visual C++ (VC++)] oskcsj.rar Simulated elevator scheduling algorithm, the realization of the disk drive scheduling, source code, flowcharts, screenshots
    Category: OS Develop Upload User:komee64 Size:82K
  • [VHDL] lift.rar Using VHDL language elevator controller source code, to realize the police, waiting, and the optimal use of the standard line of lift movement.
    Category: VHDL-FPGA-Verilog Upload User:qqmark Size:2K
  • [VHDL] 1041000202.rar An article on the design of elevator graduation thesis is written in a very detailed specification of some reference value
    Category: Project Design Upload User:sygkzy Size:823K
  • [VHDL] diantikongzhimonichengxu.rar An elevator control simulation program has done a good job is the image of the animation display
    Category: VHDL-FPGA-Verilog Upload User:minmin2107 Size:313K