切换至中文 Over 1 million code package, 10 million code file free download
  • [C/C++] tretter.rar Communication System Design Using DSP Algorithms with Lab Expers for the TMS320C6713 DSK- S. Tretter (Springer, 2008) WW.pdf
    Category: DSP program Upload User:hxj174 Size:23997K
  • [VHDL] 005_fpgades.rar Introduction to FPGA Design !Effectively use hierarchy !Increase circuit reliability and performance by applying synchronous design techniques
    Category: VHDL-FPGA-Verilog Upload User:cheonghc67 Size:81K
  • [PDF] ZTE_ME3000_module_technical_specifications.rar ZTE s ME3000 GSM module technical specifications, included pin out diagram of the module, power supply reference design and hardware spec.
    Category: SCM Upload User:cncdgc Size:374K
  • [PDF] MG815_Module_Hardware_Design_User_Manual.rar ZTE s MG815 GSM module technical specifications, included pin out diagram of the module, power supply reference design and hardware spec.
    Category: Communication-Mobile Upload User:xmsintoyu Size:354K
  • [WORD] model.rar Management Information System Course Design Design of the University of Salary Management System
    Category: Project Design Upload User:joyce_ling Size:45K
  • [Others] SCADA.rar ... ntly. according to the oneself at the e-lectric power protect the profession after the electricity i n seven years of development, design and adjust to try the experience on the sc Irene from following severals carry on the treati se : Is the emergence ...
    Category: SCM Upload User:lytljd2008 Size:425K
  • [VHDL] hilbert_transformer_latest.tar.gz ... have been implemented. The detailed discussion can be found in "Digital Hilbert Transformers or FPGA-based Phase-Locked Loops" (http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4629940). The design is fully pipelined for maximum throughput.
    Category: VHDL-FPGA-Verilog Upload User:yuanjp Size:1210K
  • [VHDL] pit_latest.tar.gz Programmable Interval Timer: Overview Category :: Other Language :: Verilog Development status :: Beta WishBone Compliant :: Yes Phazes :: Design done, Specification done
    Category: VHDL-FPGA-Verilog Upload User:sqlandun Size:582K
  • [Flash/ActionScript] Slide_Show.rar a slide show design.........
    Category: 2D Graphic Upload User:xfsycw Size:375K
  • [PDF] GPSApplication.rar GPS application design, which includes the GPS application and development of all the commonly used content.
    Category: Project Design Upload User:huanglc Size:5348K