切换至中文 Over 1 million code package, 10 million code file free download
  • [PDF] PCB_nRF2401_single_netw_0603_1-0.zip nrf2401 wireless communications PCB design, is a very good 2.4 G forefront of the communications layout, 2.4 G of Bluetooth chip communications category for the use of important reference value.
    Category: Project Design Upload User:wwwwmm Size:13K
  • [PPT] analysys-and-design-of-algorithm-ppt.rar I class computer algorithms used in design and analysis of electronic lesson plans, including the most basic sub-rule law, greedy method, dynamic programming method,
    Category: Data structs Upload User:kkxvkpgy Size:1380K
  • [Java/JSP] Thinking_in_Java_3rd_edition.zip ... Objects 12: The Java I/O System 13: Concurrency 14: Creating Windows & Applets 15: Discovering Problems 16: Analysis and Design A: Passing & Returning Objects B: Java Programming Guidelines C: Supplements D: Resources Index
    Category: Java Develop Upload User:shyy7758 Size:1220K
  • [Visual Basic (VB)] VBUpdate.rar ... so similar to the one Ruixing promotion procedures. Here I also found a lot of online friends to the problem is very confused, Therefore, I am willing to put my design write and share. Members can also thinking through the use of other languages rewritten
    Category: Project Design Upload User:yanzywuhan Size:7K
  • [VHDL] FIR.rar fir filter design using vhdl codes
    Category: VHDL-FPGA-Verilog Upload User:wangfubing Size:1K
  • [VHDL] EX.rar ... data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    Category: VHDL-FPGA-Verilog Upload User:cnzheguang Size:5K
  • [VHDL] 1_LAB.rar ... data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    Category: VHDL-FPGA-Verilog Upload User:szcomorg Size:5976K
  • [Matlab] Filter_Design_HDL_Coder_2_User_Guide.zip Filter Design Toolbox™ 4 Getting Started Guide
    Category: Other eBooks Upload User:bztest22 Size:2065K
  • [Visual Basic (VB)] 200934830046449.rar ... . The SDK for the development of automatic broadcast system, broadcast advertising cut-off system, such as subtitles and system design 连播its unique features of documents to process multiple files playback seamlessly, there will be no pause or mosaic ...
    Category: Windows Develop Upload User:verygood Size:394K
  • [Windows_Unix] ModelSim6c_SE_Cracker.rar crack for ModelSim, a Verilog. VHDL and mixed VHDL/Verilog simulator for CAD F PGA, board and IC design.
    Category: VHDL-FPGA-Verilog Upload User:hangaoke Size:286K