切换至中文 Over 1 million code package, 10 million code file free download
  • [Others] DDSxingnenfenxi.rar introduced a direct digital frequency synthesis DDS (Direct Digital Synthes izer) the composition, theory and performance
    Category: Embeded-SCM Develop Upload User:zgywsw Size:55K
  • [Others] ddssuanfadeshixian.rar dds count of the number of presentations and several digital system design
    Category: VHDL-FPGA-Verilog Upload User:yugezi Size:1123K
  • [Matlab] EP1C3_12_9_DDS.rar direct digital frequency synthesis (DDS) experimental design (Electronic Design Contest tournament title) said other details Please refer to prescribed http://www.kx-soc.com
    Category: SCM Upload User:tjzlsh Size:41K
  • [Others] AD9851.rar DDS chip AD9851 driver driven by Sunplus Singlechip SPCE061A
    Category: SCM Upload User:cpp6688 Size:5K
  • [C++ Builder] AD985X.rar AD985X Series DDS-based design principles and attention, with control procedures
    Category: SCM Upload User:hbhuarui Size:167K
  • [C++ Builder] 1kHz10MHz.rar 1KHz ~ 10MHz series based on the DDS design principles and attention, with control procedures
    Category: Document Upload User:gen_lian Size:347K
  • [C++ Builder] AD9833.rar ... control digital word at the time 0-9. 3, when used, you control the frequency of every word, look-up table read out, and the sum of (the special needs of attention also needs to deal with binary). 4, the increase of the 4-byte control word sent to DDS.
    Category: SCM Upload User:hongkaimin Size:469K
  • [Matlab] oneperiod.rar Will be sinusoidal segmentation, digital processing, that is, dds technology, ready to do for the Verilog
    Category: VHDL-FPGA-Verilog Upload User:whwddz88 Size:3K
  • [Others] AD9851.rar Using VHDL language DDS sine function generator
    Category: VHDL-FPGA-Verilog Upload User:wxxingchen Size:489K
  • [Windows_Unix] dds_quicklogic.rar QuickLogic Corporation This is a direct frequency synthesizer (DDS) Verilog code
    Category: VHDL-FPGA-Verilog Upload User:vde_skye Size:22K