切换至中文 Over 1 million code package, 10 million code file free download
total: 1065
code resource search result

keyword: cpld

  • [C/C++] QuartusIIstudy.rar Quartus II software to use Chinese Course for CPLD/FPGA Starter
    Category: VHDL-FPGA-Verilog Upload User：tj00012 Size：3022K
  • [VHDL] cp_uart_6.rar Using CPLD to drive the USB-UART CP2102 interface. verilog code, then communicate with PC, including the configuration and drivers, etc.
    Category: VHDL-FPGA-Verilog Upload User：summer0811 Size：1K
  • [VHDL] example10.rar Cpld based on the controllable pulse generator cpld based on the controllable pulse generator based on the controllable pulse generator cpld
    Category: Embeded-SCM Develop Upload User：gkffwang Size：271K
  • [VHDL] EPM240_SCH_and_program.rar Schematic diagram+ EPM240 cpld procedures. Sine wave generator procedures, ADC0804 DC sampling and showed that Chinese scroll, traffic lights, keyboard, display program, counters and so on.
    Category: VHDL-FPGA-Verilog Upload User：gufeng1976 Size：645K
  • [C/C++] pwmcon.rar mega128 and CPLD key combination to change the PWM duty cycle control at the same time expand the board CPLD button control I/O output control voltage
    Category: SCM Upload User：sunmu518 Size：25K
  • [PDF] APPILICATIONOFXILINXCPLD.rar CPLD COOLRUNNER XILINX
    Category: Embeded-SCM Develop Upload User：bj13644 Size：210K
  • [VHDL] get_6675_temp_2.rar ... , Quartus II 6.0 transfer is approved, the development board cpld successfully tested above. The MAX6675 performs cold-junction compensation ... C, and exhibits thermocouple accuracy of 8LSBs for temperatures ranging from 0°C to+700°C. controller is cpld
    Category: VHDL-FPGA-Verilog Upload User：lxlled804 Size：454K
  • [WORD] 325.zip CPLD download line information system to do, I have produced based on this success, can be downloaded and there is a very good version of the FPGA system
    Category: Other Embeded program Upload User：nbhygd Size：783K
  • [Others] PID.rar In this paper, the use of hardware description language written in vhdl hardware PID algorithm in FPGA/CPLD
    Category: Embeded-SCM Develop Upload User：zhaocailed Size：3K
  • [VHDL] Logic.rar FPGA/CPLD
    Category: Embeded-SCM Develop Upload User：lzbsyr Size：114K