切换至中文 Over 1 million code package, 10 million code file free download
total: 4240
code resource search result

keyword: controller

  • [C/C++] GPIO.rar File for initalizate a PH320240 LCD usign AVR32 Studio and a AP7000 controller
    Category: Linux Network Upload User：gdsdlch Size：31K
  • [WORD] FlorescentDimmer.zip Evaluation of designing a cheap Ethernet based Florescent Light Dimmer vs. using the next generation DALI ballast and controller
    Category: Development Research Upload User：dfwb928 Size：10K
  • [VHDL] PIDcontrolbook2.rar PID CONTROLLER HELPING BOOK
    Category: SCM Upload User：glovcr Size：652K
  • [PDF] Pid_Motor_Control.rar PID CONTROLLER FOR MOTOR SPEED CONTROL
    Category: SCM Upload User：yyling007 Size：1426K
  • [VHDL] neek_alternate_sd_card_controller.zip This SPI-mode SD Card controller is a free SOPC Builder component that can be used in any SOPC Builder system. The included example design runs on the Nios II Embedded Evaluation Kit, Cyclone III edition (NEEK).
    Category: VHDL-FPGA-Verilog Upload User：aolidiled Size：2117K
  • [VHDL] hex2rom_0241_Win32.zip This SPI-mode SD Card controller is a free SOPC Builder component that can be used in any SOPC Builder system. The included example design runs on the Nios II Embedded Evaluation Kit, Cyclone III edition (NEEK).
    Category: VHDL-FPGA-Verilog Upload User：luocongwen Size：94K
  • [C/C++] tc_code.zip That s how the temperature monitor/controller came to be. It was an obvious task for a small processor and I ve always wanted to test the Dallas temperature sensors.
    Category: Windows Develop Upload User：jtweiye Size：15K
  • [Matlab] parallel.rar parallel connected pFC controller ac to dc dc to dc converter
    Category: Other Embeded program Upload User：qztaihong Size：27K
  • [Matlab] synch_1.rar fuzzy logic controller for synchronous machines
    Category: Other Embeded program Upload User：liyuchine Size：23K
  • [Windows_Unix] DDRSDRAMControllerverilogcode.rar This design is the use of Virtex-4 implementation of the DDR controller, the design is divided into three main modules: Front-End FIFOs, DDR SDRAM Controller and Datapath Module. Are one of the main DDR SDRAM Controller, of course, have the test module.
    Category: VHDL-FPGA-Verilog Upload User：luomin226 Size：466K