-
-
[
VHDL]
EX.rar
... .
3. Output pins: OUT [15:0].
4. Input signals generated from test pattern are latched in one cycle and are
synchronized at clock rising edge.
5. The SHIFT signal describes the shift number. The shift range is 0 to 15.
6. When the signal RIGHT is ...
-
[
VHDL]
1_LAB.rar
... .
3. Output pins: OUT [15:0].
4. Input signals generated from test pattern are latched in one cycle and are
synchronized at clock rising edge.
5. The SHIFT signal describes the shift number. The shift range is 0 to 15.
6. When the signal RIGHT is ...
-
-
[
C/C++]
clock.rar
AVR128-based single-chip electronic clock procedures, including time settings, alarm settings and other functions, the use of liquid crystal display
Category:
SCM Upload User：
alan750920 Size：
2K
-
-
-
[
Objective-C]
UdpResponse.rar
... integrated SPI and more than 4 Kb ROM memory
* 32 to 40 MHz clock is recommended to get from 8 to 10 Mhz SPI clock,
* ... due to ENC silicon bug in SPI hardware
* if you try lower PIC clock speed, don t be surprised if the board hang or miss some ...
-
-
-
[
C/C++]
clock.rar
clock，use c language to realise clock having hour hand ,minute hand and second hand,with sound.
切换至中文 Over 1 million code package, 10 million code file free download 
