-
-
-
[
VHDL]
fifo.zip
... and assert the write enable. At the next rising edge of the clock, the data will be written. For every rising edge of the ... , assert the read enable. At the next rising edge of the clock, capture the data output the FIFO will subsequently advance to the ...
-
[
Asm]
clock.rar
Based on single-chip system clock lcd display assembler
Category:
SCM Upload User：
ianyy2006 Size：
1K
-
[
C/C++]
clock.rar
This is a single-chip electronic clock source. Diagram contains the procedures, schematics, who are interested can look at.
Category:
SCM Upload User：
ydqwxl Size：
110K
-
[
VHDL]
clock.rar
This is the digital clock of the computer report, with integrated DC-source and netlist file plans and timing information.
-
-
[
QT]
clock.rar
this is a digital clock design！！！
Category:
SCM Upload User：
tradechina Size：
64K
-
-
-
切换至中文 Over 1 million code package, 10 million code file free download 
