-
-
[
C/C++]
doc1116.rar
... words of 8 bits each. The device鈥檚
cascadable feature allows up to four devices to share a common two-wire bus. The
device is optimized for use in many industrial and commercial applications where lowpower
and low-voltage operation are essential. The ...
Category:
SCM Upload User：
cjw5120 Size：
469K
-
[
C/C++]
LM3SLib_GPIO_Parallel-Bus.zip
... 32KB SRAM PF0 ~ PF7 D0 ~ D7 (Data Bus) PA0 ~ PA7 A0 ~ A7 (low address bus 8) PB0 ~ PB7 A8 ~ A15 (Address bus high 8 ) PB7/CE (chip select) PC4/WE (Write Enable) PC5/OE (read enable) 32KB SRAM mapped at address 0x0000 ~ 0x4FFF in order to speed up the ...
Category:
SCM Upload User：
bssteel Size：
117K
-
[
PDF]
jtag_tutorial.zip
The main MIPS processor of SMP8630 comes with a JTAG interface, allowing:
access to caches and data bus (DRAM) with a bandwidth of about 200kbit/s
examining the processor state whatever the execution mode (monice)
connecting to monice using mdi- ...
-
[
VHDL]
sysfp.rar
SDH telecom bus from 38Mhz* 4 the system clock and rehabilitation SDH frame to extract the telecom bus of C1j1, spe, au pointer, H4 location SDH frame structure
-
[
Visual C++ (VC++)]
GPIB.zip
GPIB is a General Purpose Interface Bus acronym, an 8-bit parallel digital communication interfaces, the highest rate of 1MB/S, which are often used for communications between computers and peripheral equipment control. This procedure is designed to show ...
-
-
-
-
[
Visual C++ (VC++)]
bus.rar
Writing the bus station its own inquiry system, basic light search and are floyed strategy can be used to study. .
-
切换至中文 Over 1 million code package, 10 million code file free download 
