切换至中文 Over 1 million code package, 10 million code file free download
  • [MultiPlatform] HID1_11.rar Universal Serial Bus (USB) is a communications architecture that gives a personal computer (PC) the ability to interconnect a variety of devices using a simple four- wire cable. The USB is actually a two-wire serial communication link that runs at ...
    Category: Windows Develop Upload User:hfstamp Size:595K
  • [Unix_Linux] can-0.7.1.rar can bus driver code.
    Category: Driver Develop Upload User:jszytc Size:80K
  • [Others] can_peripheral_library.zip can bus control usin pic assembly code
    Category: Embeded-SCM Develop Upload User:luohuang88 Size:108K
  • [Visual C++ (VC++)] BUS.rar Beijing Bus stations inquiries and trips inquiries, simple procedures to enable quick start beginner who VC
    Category: Applications Upload User:cddhysj Size:4189K
  • [Visual C++ (VC++)] irp_mn.rar Universal Serial Bus Handling The IRP_MN_START_DEVICE PnP IRP
    Category: Windows Develop Upload User:djhejun Size:63K
  • [C/C++] Exp7-CAN-Bus.rar Fiberxon UP-NETARM2410-S experimental box source: Exp7 can bus communication experiment
    Category: ARM-PowerPC-ColdFire-MIPS Upload User:yangcimin Size:54K
  • [VHDL] pif2wb_latest.tar.gz This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.
    Category: VHDL-FPGA-Verilog Upload User:hzie11 Size:2204K
  • [PDF] CAN-busV2.0.rar CAN-bus Bus V2.0 standard Chinese documentation
    Category: VHDL-FPGA-Verilog Upload User:haoyou917 Size:344K
  • [C/C++] BOSCH_CAN_V20_cn.rar About CAN-bus specification V2.0 version of the detailed description.
    Category: Embeded-SCM Develop Upload User:yzlanzsz Size:344K
  • [Others] LCM1602A.rar ... clock of KS0066U and the MPU clock, KS0066U performs internal operations by storing control in formations to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus (Refer to Table7).
    Category: Other eBooks Upload User:hailin2610 Size:259K