切换至中文 Over 1 million code package, 10 million code file free download
  • [Visual C++ (VC++)] timer.zip If you need a simple program to time onscreen events this is it. Just click the window and it will start timing. Click again and it will stop.
    Category: Windows Develop Upload User:green_id Size:4K
  • [Visual C++ (VC++)] wordcloud_demo.zip ... of how many times a word is used, or its frequency if you will, within a given set of words. It does this by: reading in plain text, filtering out "stop words", counting how many times a word is used, and displaying results in a Squarified Treemap.
    Category: Windows Develop Upload User:rick3344 Size:62K
  • [Visual C++ (VC++)] stopwat.zip A stop watch, date and time will be (12KB). Function is complete, VC of the classic examples of programming.
    Category: C++ eBooks Upload User:fuwangsy Size:12K
  • [Visual C++ (VC++)] tanlixing.rar input a nummber which is samller than zero to stop the process!
    Category: Other windows programs Upload User:cartermai Size:1K
  • [C/C++] j.rar input a nummber which is samller than zero to stop the process!
    Category: Other windows programs Upload User:szporter Size:1K
  • [C#(.net)] StartGPRS.rar How to force GPRS to stop and start
    Category: Windows Mobile Upload User:lcxupeng Size:687K
  • [Asm] HT83F60_TPL_ADPCM_New.rar use Holtek HT83F60 flash voice MCU edit,function:Play PCM12 Voice ,sentence ,VOL control,Stop voice demo by PA0~PA7
    Category: SCM Upload User:qiusi155 Size:777K
  • [Matlab] GUI_FILTER.zip ... to the GUI before GUI_FILTER_OpeningFunction gets called. An unrecognized property name or invalid value makes property application stop. All inputs are passed to GUI_FILTER_OpeningFcn via varargin. *See GUI Options on GUIDE s ...
    Category: File Operate Upload User:lisa0808 Size:318K
  • [VHDL] stoplight.rar VHDL code for a 4 state stop light with police control input
    Category: VHDL-FPGA-Verilog Upload User:yunhepump Size:1K
  • [VHDL] Pld_lab4.zip stop watch in vhdl using MAXII development board.
    Category: VHDL-FPGA-Verilog Upload User:zhanjinxin Size:1K