切换至中文 Over 1 million code package, 10 million code file free download
  • [Unix_Linux] CAN.rar CAN cards introduce the main driver of the design and realization of its read and write operations and the related principle.
    Category: Project Design Upload User:raowubin Size:95K
  • [Java/JSP] java_xueshengguanlixitong.rar java student management system, a very simple procedure well suited to graduate design
    Category: Project Design Upload User:hohonggang Size:262K
  • [VHDL] dianzishejidasai.rar 2003 National Design Competition Electronics subject analysis, including simple frequency meter, phase meter and so on.
    Category: Project Design Upload User:jzhc1118 Size:893K
  • [Visual Basic (VB)] xinxiguanli.rar Information Management System! Graduation design a full set! Have papers, the source code! And experience, the title of the report!
    Category: Project Design Upload User:sjds2008 Size:22485K
  • [PDF] ptr4000.rar PTR4000 robot soccer based on wireless communication sub-system design
    Category: Project Design Upload User:chuanliet Size:251K
  • [PDF] dpll_fpga.rar FPGA-based design of digital phase-locked loop, a by the differential ahead of/lag type seizure constitutes a digital phase-locked loop phase of the Verilog-HDL modeling program
    Category: Project Design Upload User:myly011 Size:493K
  • [WORD] MSP430F2012andIA4420.rar An active RFID tag design, the realization of the active RFID tag of the low-cost, long-range, anti-collision, battery-powered, long-life.
    Category: Project Design Upload User:sunjif888 Size:28K
  • [Others] biyesheji.rar Undergraduate thesis latest reference to the 2008 session of outstanding undergraduate thesis graduation project please refer to the revised publication
    Category: Project Design Upload User:yuepuled Size:37K
  • [VHDL] Asyn_FIFO_Design.rar Asynchronous FIFO design documentation, as well as the need to pay attention to source code (in the text have). Is a standard asynchronous FIFO, can be integrated.
    Category: Project Design Upload User:cnlazy Size:224K
  • [VHDL] multiplier_8bit.rar Asynchronous FIFO design documentation, as well as the need to pay attention to source code (in the text have). Is a standard asynchronous FIFO, can be integrated.
    Category: Project Design Upload User:shuangli Size:45K