-
-
[
PDF]
FPGAfir.rar
FPGA realization of FIR decimation filter design ideas based on a distributed approach to design FIR filters.
-
-
[
Others]
GPUFIR.zip
GPU-based computing a FIR filter process, developed based on the CUDA platform. Support GPU parallel computing.
Category:
MPI Upload User：
cmz808 Size：
300K
-
[
Others]
firfilterdesignoffpga.rar
... -order root mean square raised cosine filter roll-off design, describes how the application of technology to design high-end line of high-speed F IR filter, and for the design of FIR filter performance, resources to carry out an analysis of the occupier.
-
[
Others]
VHDL_FIR.rar
personally think that the use of the relatively few VHDL source of the ter FIR FOSS
-
[
VHDL]
fir_fpga.rar
Through VHDL languages digital signal processing FIR operation, can good realization filtering, have good role
-
[
C/C++]
unit_3.rar
21065L fft fir dsp source for the system development and application had a great advantage.
Category:
Algorithm Upload User：
mary717273 Size：
33K
-
-
-
切换至中文 Over 1 million code package, 10 million code file free download 
