切换至中文 Over 1 million code package, 10 million code file free download
  • [VHDL] 8psk.rar 8psk principle design using DDS source code, which has passed the commissioning
    Category: VHDL-FPGA-Verilog Upload User:shys8899 Size:1765K
  • [VHDL] 83390078DDS.rar DDS works the way we are digitally controlled oscillator frequency, phase controlled sine wave. Circuits generally include reference clock, frequency accumulator, phase accumulator, amplitude/phase converter circuit, D/A converter and low-pass filter (LPF ...
    Category: Embeded Linux Upload User:weifangkz Size:0K
  • [VHDL] ddsmodem.rar modem ask, fsk, psk program susing DDS
    Category: Modem program Upload User:qdlutongda Size:12K
  • [Visual C++ (VC++)] DDS_test.rar 2407a-based control program for dds chip AD9833
    Category: DSP program Upload User:kepingwww Size:30K
  • [Visual C++ (VC++)] modulation_flash_version3.rar dds chip FSK modulation process control chip is a 2407a
    Category: DSP program Upload User:gdyingyi Size:29K
  • [VHDL] test_ad9852.rar Using the FPGA to control the DDS signal generation, so as to achieve high-frequency signal generation purposes. Use of DDS chip AD9852, in the QuartusII prepared.
    Category: VHDL-FPGA-Verilog Upload User:tjedelon Size:1K
  • [VHDL] DDS_verilog.rar Communications commonly used in dds module verilog source code package to download
    Category: VHDL-FPGA-Verilog Upload User:xxyled Size:595K
  • [C++ Builder] DDSTHEORY.rar Details of the DDS principle, the document easy to understand, is a good choice for hardware developers ....
    Category: VHDL-FPGA-Verilog Upload User:wzxiyi Size:444K
  • [VHDL] Study_on_Key_Technologies_of_n4-DQPSK_Modulation_a ... design of each module, focusing on shaping filter and a direct digital frequency synthesizer (DireetoigitalFrequeneySynihesis, referred to as DDS), and to address all the key modules algorithm matlab design simulation to show simulation results. Second, ...
    Category: VHDL-FPGA-Verilog Upload User:tda1519 Size:5330K
  • [VHDL] DFF_BDF.rar dds
    Category: VHDL-FPGA-Verilog Upload User:hnhkjn Size:186K