切换至中文 Over 1 million code package, 10 million code file free download
  • [Matlab] turboprog.rar The program is turbo code simulation program, from 12 m paper, namely, turbo coding (including bore and non-bore turbo code generation), decoding grid and soft-decision iterative decoding modules, the main program can direct operation, may also need to be ...
    Category: matlab Upload User:xunguang Size:61K
  • [Others] dianti.rar 6 floors of the elevator control system- VHDL source ,2007-12-25
    Category: VHDL-FPGA-Verilog Upload User:coming369 Size:2K
  • [Visual C++ (VC++)] DHCODEC_2007_05_05.zip The library contain AVC H.264 baseline codec, which can process video less than 12 minutes.
    Category: Compress-Decompress algrithms Upload User:abhuanbao Size:3255K
  • [Java/JSP] stutest.rar ... application of an integrated bar, doing online to find a lot of useful things, but also a profound experience of the Internet gold rush of the difficulty, it is now out for all to share resources development platform Eclipse 3.12 database MS Acess2003
    Category: Java Develop Upload User:shjieli88 Size:745K
  • [Visual C++ (VC++)] VCMake.zip ... Modeless Dialog 08 AfxMessageBox based on the use of 09 10 applications dialog box to change the background color of 11 rolling axis 12 hide the taskbar window size limit of 13 changes to 14 to create irregular window transparent window 15 of a total of ...
    Category: Windows Develop Upload User:kunzhei Size:3200K
  • [Visual Basic (VB)] mp3.rar ... set up the endpoints appropriately for this example. The following code switches the CPU clock speedto 48 MHz (since at power-on default it is 12 MHz), and sets up EP2 as a Bulk OUT endpoint, 4x buffered of size 512, and EP6as a Bulk IN endpoint, also 4x ...
    Category: Windows Develop Upload User:kktaotao Size:46K
  • [Others] verilog_shili.rar Counter latch 12 registers with load, clr functions such as two-foot register (clocked bidirectional pin) a simple state machine synchronous state machine with a state machine design data interface controller traffic lights a simple UART test vectors ( ...
    Category: VHDL-FPGA-Verilog Upload User:szzwj1 Size:11K
  • [Java/JSP] Javademo1.rar Java SE 6.0 before Chapter 12-16 show examples of code, easy to learn
    Category: source in ebook Upload User:cnshiying Size:66K
  • [Java/JSP] JDO-Lido.rar A Case Study: Replacing the persistence layer of a Business Process Engine with JDO The JDO specification (JSR-12) was released from the Java Community Process in April2002. Its goal is to provide transparent persistence to Java classes. David Jordan ...
    Category: Java Develop Upload User:ruihua Size:474K
  • [Java/JSP] Chapter12.rar A good book JAVA design model with the book source 12
    Category: source in ebook Upload User:ok0653 Size:4K