Category

Development Platform
Home > SourceCode/Document > Embeded-SCM Develop > VHDL-FPGA-Verilog
leon3-altera-ep2s60-ddr.rar
Upload User: caiyisimon
Upload Date: 2008-09-10
Package size: 112k
Downloads: 83
Category:

VHDL-FPGA-Verilog

Development Platform:

Others

Code Price: 5 Coin Credit Rule     Buy Credits
Detail: This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOTE: the test bench cannot be simulated with DDR enabled because the Altera pads do not have the correct delay models. * How to program the flash prom with a FPGA programming file 1. Create a hex file of the programming file with Quartus. 2. Convert it to srecord and adjust the load address: objcopy--adjust-vma=0x800000 output_file.hexout-O srec fpga.srec 3. Program the flash memory using grmon: flash erase 0x800000 0xb00000 flash load fpga.srec
File list (Click the file name to view code)
Same Category Newest Upload
    
  • _8259A.zip 8259A is designed to be on the 8085A and 8086/8088 designed to interrupt contro ...
  • 8253.rar8253 counter interface circuit
  • fj.rarSeparated from the video signal played simultaneously, line synchronization, fie ...
  • count23.rarA simple 23 counters, with the VHDL implementation, available for beginners.
  • mips.rarIn maxplus to achieve a 5-stage pipeline of the mips cpu, with cache
  • Music.rarApplications written in VHDL FPGA-based music player
  • PS2.rarApplications written in VHDL FPGA-based procedures for PS2 keyboard
  • KeyBoard.rarApplications written in VHDL FPGA-based matrix keyboard program
  • LED8.rarApplications written in VHDL FPGA-based procedures LED digital tube
  • DS18B20.rarApplication of VHDL-based FPGA program written 18b20
Same Category Hot Download