VHDL-FPGA-Verilog

Development Platform:

Windows_Unix

shift_test.v：Code Content

							module shift_test;
reg[3:0] a;
initial begin
    a=4'b0010;
    $displayb(a<<2);
    $displayb(a>>3);
end
endmodule

						