Code/Resource
Windows Develop
Linux-Unix program
Internet-Socket-Network
Web Server
Browser Client
Ftp Server
Ftp Client
Browser Plugins
Proxy Server
Email Server
Email Client
WEB Mail
Firewall-Security
Telnet Server
Telnet Client
ICQ-IM-Chat
Search Engine
Sniffer Package capture
Remote Control
xml-soap-webservice
P2P
WEB(ASP,PHP,...)
TCP/IP Stack
SNMP
Grid Computing
SilverLight
DNS
Cluster Service
Network Security
Communication-Mobile
Game Program
Editor
Multimedia program
Graph program
Compiler program
Compress-Decompress algrithms
Crypt_Decrypt algrithms
Mathimatics-Numerical algorithms
MultiLanguage
Disk/Storage
Java Develop
assembly language
Applications
Other systems
Database system
Embeded-SCM Develop
FlashMX/Flex
source in ebook
Delphi VCL
OS Develop
MiddleWare
MPI
MacOS develop
LabView
ELanguage
Software/Tools
E-Books
Artical/Document
I8253f.fit.summary
Package: 8253.rar [view]
Upload User: xuqufe
Upload Date: 2022-08-10
Package Size: 2378k
Code Size: 1k
Category:
VHDL-FPGA-Verilog
Development Platform:
VHDL
- Fitter Status : Successful - Mon Apr 19 14:43:48 2010
- Quartus II Version : 7.2 Build 151 09/26/2007 SJ Full Version
- Revision Name : I8253f
- Top-level Entity Name : I8253f
- Family : Stratix II
- Device : EP2S15F484C3
- Timing Models : Final
- Logic utilization : 3 %
- Combinational ALUTs : 381 / 12,480 ( 3 % )
- Dedicated logic registers : 58 / 12,480 ( < 1 % )
- Total registers : 58
- Total pins : 48 / 343 ( 14 % )
- Total virtual pins : 0
- Total block memory bits : 0 / 419,328 ( 0 % )
- DSP block 9-bit elements : 0 / 96 ( 0 % )
- Total PLLs : 0 / 6 ( 0 % )
- Total DLLs : 0 / 2 ( 0 % )