Code/Resource
Windows Develop
Linux-Unix program
Internet-Socket-Network
Web Server
Browser Client
Ftp Server
Ftp Client
Browser Plugins
Proxy Server
Email Server
Email Client
WEB Mail
Firewall-Security
Telnet Server
Telnet Client
ICQ-IM-Chat
Search Engine
Sniffer Package capture
Remote Control
xml-soap-webservice
P2P
WEB(ASP,PHP,...)
TCP/IP Stack
SNMP
Grid Computing
SilverLight
DNS
Cluster Service
Network Security
Communication-Mobile
Game Program
Editor
Multimedia program
Graph program
Compiler program
Compress-Decompress algrithms
Crypt_Decrypt algrithms
Mathimatics-Numerical algorithms
MultiLanguage
Disk/Storage
Java Develop
assembly language
Applications
Other systems
Database system
Embeded-SCM Develop
FlashMX/Flex
source in ebook
Delphi VCL
OS Develop
MiddleWare
MPI
MacOS develop
LabView
ELanguage
Software/Tools
E-Books
Artical/Document
Option.inc
Package: arm_exam.rar [view]
Upload User: mhstny
Upload Date: 2022-08-05
Package Size: 793k
Code Size: 1k
Category:
ARM-PowerPC-ColdFire-MIPS
Development Platform:
Unix_Linux
- ;===========================================
- ; NAME: OPTION.A
- ; DESC: Configuration options for .S files
- ; HISTORY:
- ; 02.28.2002: ver 0.0
- ;===========================================
- ;Start address of each stacks,
- _STACK_BASEADDRESS EQU 0x33ff8000
- _MMUTT_STARTADDRESS EQU 0x33ff8000
- _ISR_STARTADDRESS EQU 0x33ffff00
- GBLL PLL_ON_START
- PLL_ON_START SETL {TRUE}
- GBLL ENDIAN_CHANGE
- ENDIAN_CHANGE SETL {FALSE}
- GBLA ENTRY_BUS_WIDTH
- ENTRY_BUS_WIDTH SETA 16
- ;BUSWIDTH = 16,32
- GBLA BUSWIDTH ;max. bus width for the GPIO configuration
- BUSWIDTH SETA 32
- GBLA FCLK
- FCLK SETA 50000000
- [ FCLK = 20000000
- M_MDIV EQU 0x20 ;Fin=12.0MHz Fout=30.0MHz
- M_PDIV EQU 0x4
- M_SDIV EQU 0x2
- ]
- [ FCLK = 30000000
- M_MDIV EQU 0x34 ;Fin=12.0MHz Fout=30.0MHz
- M_PDIV EQU 0x4
- M_SDIV EQU 0x2
- ]
- [ FCLK = 50000000
- M_MDIV EQU 0x5c ;Fin=12.0MHz Fout=50.0MHz
- M_PDIV EQU 0x4
- M_SDIV EQU 0x2
- ]
- [ FCLK = 60000000
- M_MDIV EQU 0x70 ;Fin=12.0MHz Fout=60.0MHz
- M_PDIV EQU 0x4
- M_SDIV EQU 0x2
- ]
- [ FCLK = 70000000
- M_MDIV EQU 0x84 ;Fin=12.0MHz Fout=70.0MHz
- M_PDIV EQU 0x4
- M_SDIV EQU 0x2
- ]
- [ FCLK = 75000000
- M_MDIV EQU 0x8e ;Fin=12.0MHz Fout=75.0MHz
- M_PDIV EQU 0x4
- M_SDIV EQU 0x2
- ]
- END