test2.v
Upload User: abszbd2002
Upload Date: 2020-10-12
Package Size: 33407k
Code Size: 0k
Development Platform:

VHDL

  1. module test2(a,b,c);
  2. input a;
  3. input b;
  4. output c;
  5. assign c=a|b;
  6. endmodule