Code/Resource
Windows Develop
Linux-Unix program
Internet-Socket-Network
Web Server
Browser Client
Ftp Server
Ftp Client
Browser Plugins
Proxy Server
Email Server
Email Client
WEB Mail
Firewall-Security
Telnet Server
Telnet Client
ICQ-IM-Chat
Search Engine
Sniffer Package capture
Remote Control
xml-soap-webservice
P2P
WEB(ASP,PHP,...)
TCP/IP Stack
SNMP
Grid Computing
SilverLight
DNS
Cluster Service
Network Security
Communication-Mobile
Game Program
Editor
Multimedia program
Graph program
Compiler program
Compress-Decompress algrithms
Crypt_Decrypt algrithms
Mathimatics-Numerical algorithms
MultiLanguage
Disk/Storage
Java Develop
assembly language
Applications
Other systems
Database system
Embeded-SCM Develop
FlashMX/Flex
source in ebook
Delphi VCL
OS Develop
MiddleWare
MPI
MacOS develop
LabView
ELanguage
Software/Tools
E-Books
Artical/Document
qp.bsf
Package: inter_prediction(verilog).rar [view]
Upload User: abszbd2002
Upload Date: 2020-10-12
Package Size: 33407k
Code Size: 2k
Category:
Compress-Decompress algrithms
Development Platform:
VHDL
- /*
- WARNING: Do NOT edit the input and output ports in this file in a text
- editor if you plan to continue editing the block that represents it in
- the Block Editor! File corruption is VERY likely to occur.
- */
- /*
- Copyright (C) 1991-2007 Altera Corporation
- Your use of Altera Corporation's design tools, logic functions
- and other software and tools, and its AMPP partner logic
- functions, and any output files from any of the foregoing
- (including device programming or simulation files), and any
- associated documentation or information are expressly subject
- to the terms and conditions of the Altera Program License
- Subscription Agreement, Altera MegaCore Function License
- Agreement, or other applicable license agreement, including,
- without limitation, that your use is for the sole purpose of
- programming logic devices manufactured by Altera and sold by
- Altera or its authorized distributors. Please refer to the
- applicable agreement for further details.
- */
- (header "symbol" (version "1.1"))
- (symbol
- (rect 0 0 168 112)
- (text "qp" (rect 77 1 93 17)(font "Arial" (font_size 10)))
- (text "inst" (rect 8 96 25 108)(font "Arial" ))
- (port
- (pt 0 56)
- (input)
- (text "dataa[15..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
- (text "dataa[15..0]" (rect 4 43 61 56)(font "Arial" (font_size 8)))
- (line (pt 0 56)(pt 72 56)(line_width 3))
- )
- (port
- (pt 0 88)
- (input)
- (text "datab[15..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
- (text "datab[15..0]" (rect 4 75 61 88)(font "Arial" (font_size 8)))
- (line (pt 0 88)(pt 72 88)(line_width 3))
- )
- (port
- (pt 0 32)
- (input)
- (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
- (text "clock" (rect 4 19 27 32)(font "Arial" (font_size 8)))
- (line (pt 0 32)(pt 88 32)(line_width 1))
- )
- (port
- (pt 168 72)
- (output)
- (text "result[31..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
- (text "result[31..0]" (rect 108 59 163 72)(font "Arial" (font_size 8)))
- (line (pt 168 72)(pt 104 72)(line_width 3))
- )
- (drawing
- (text "Signed" (rect 105 73 133 85)(font "Arial" ))
- (text "multiplication" (rect 105 83 159 95)(font "Arial" ))
- (line (pt 82 66)(pt 94 78)(line_width 3))
- (line (pt 82 78)(pt 94 66)(line_width 3))
- (line (pt 72 56)(pt 77 61)(line_width 3))
- (line (pt 72 88)(pt 77 83)(line_width 3))
- (line (pt 88 32)(pt 88 56)(line_width 1))
- (circle (rect 72 56 104 88)(line_width 1))
- )
- )