Upload User: longpengsz
Upload Date: 2013-12-04
Package size: 36k
Downloads: 66
Development Platform: Visual C++
Detail: I use a finite state machine in the regular expression is achieved.
  • dianti.rar6 floors of the elevator control system- VHDL source ,2007-12-25
  • spi.tar.gzSPI (serial port interface) of the Verilog/VHDL source code, has been simulated ...
  • FirGen_V1.1.rarHave you need FIR filter, can generate VHDL source code format.
  • lcd_module.rarverilog code which receive from uart RX and then output to lcd text display.
  • pong.zipvga verilog codes which design a pong game and output to vga monitor
  • BPSK-rayleigh.rarBPSK channel in a sharp performance analysis, an excellent platform for future d ...
  • VHDL.rar, Directed and written in VHDL code, for the realization of full-adder function, ...
  • clock_fpga.rarGenerated through the FPGA VHDL source clock, QII7.1 debugging through
  • pci_express_crc.rarPCI express CRC rtl core for Fpga/asic Designer
  • mstr_mem32.zipMaster MemoryExamples for MT32 v1.0.0 Rtl core