asynch_fifo.rar
Upload User: laitian922
Upload Date: 2008-03-09
Package size: 1004k
Downloads: 44
Development Platform:

VHDL

Detail: FPGA VERILOG using DCFIFO realize cross-clock domain data transfer, has been verified, directly available