Upload User: mt3889898
Upload Date: 2007-08-10
Package size: 1k
Downloads: 33
Development Platform: VHDL
Detail: Verilog module containing a synthesizable CRC function //* polynomial: (0 1 8) //* data width: 8
  • vga_dirver.rarvga the FPGA to achieve, including resolution, multi-layer display and other fun ...
  • vhdlb.rarTraffic lights controller VHDL procedures are as follows (~ high-speed road and ...
  • pll.rarpll clock in the FPGA to achieve the source code, can be realized or sub-octave ...
  • vhdl.rarerr
  • uart_vhdl.rarasynchronous serial VHDL code, can easily result in different FPGA in
  • 12.rarUsing FPGA to achieve non-standard rates to the standard rate conversion method.
  • dianti.rar6 floors of the elevator control system- VHDL source ,2007-12-25
  • spi.tar.gzSPI (serial port interface) of the Verilog/VHDL source code, has been simulated ...
  • FirGen_V1.1.rarHave you need FIR filter, can generate VHDL source code format.
  • lcd_module.rarverilog code which receive from uart RX and then output to lcd text display.