Category

Development Platform
Home > SourceCode/Document > Embeded-SCM Develop > VHDL-FPGA-Verilog > View Code
COM_ENCODE.VHD
Package: codeofvhdl2006.rar　[view]
Upload User: dgjihui88
Upload Date: 2013-07-23
Package Size: 43k
Code Size: 0k
Category:

VHDL-FPGA-Verilog

Development Platform:

MultiPlatform

COM_ENCODE.VHD：Code Content
  3. --com_encode.vhd 7 segment com encoder
  4. library ieee ;
  5. use ieee.std_logic_1164.all;
  6. entity com_encode is
  7. port(
  8.   com_clk : in std_logic_vector(1 downto 0);--input count
  9.   ledcom : out std_logic_vector(3 downto 0));--output encode
  10. end com_encode;
  11. architecture behavior of com_encode is 
  12. begin 
  13.   ledcom<="1110" when com_clk="00" else
  14.           "1101" when com_clk="01" else
  15.           "1011" when com_clk="10" else
  16.           "0111";                                        
  17. end behavior;